INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Substitute for form 1449/PTO)

ATTY. DOCKET NO.

070456-0105

SERIAL NO.

10/573,970

APPLICANT

Tatsuo HIRAMATSU, et al.

FILING DATE

GROUP

March 30, 2006

2183

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	CITE NO.	Document Number Number-Kind Code2 (if known)		Publication Da MM-DD-YYY			Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear			
		US 2001/0010074 A1		07-26-2001	NISHIHARA et	NISHIHARA et al.				
	İ	US								
		US								
		US								
		us								
		US								
	ļ	US								
		US								
		US								
		US								
	l	03		EOREIGN F	PATENT DOCUMENTS	1		 		
EXAMINER'S	1	LForei	ion Patent Document	Publication Date	Name of Patentee or Applicant of	Pages, Column	s Lines	Translation		
INITIALS	CITE NO.	Country Codes -Number 4 - Kind Codes (if known)		MM-DD-YYYY	Cited Document	Where Relevant Figures Appear		Yes	No	
		GB 2 333 625 A		07-28-1999	LUCENT TECHNOLOGIES INC.	-		English (Orig.)		
			- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1- 1-							
	<u> </u>	<u> </u>	OTHE	R ART (Including Au	thor, Title, Date, Pertinent Pages, I	Etc.)				
EXAMINER'S INITIALS	CITE NO.	journ	de name of the author	(in CAPITAL LETTE	RS), title of the article (when appropage(s), volume-issue number(s),	priate), title of the				
		European Search Report issued in European Patent Application No. EP 04747279.0-2211/1669868 PCT/JP2004009811, dated February 23, 2009.								
		Koichiro FURUTA et al., "Spatial-Temporal Mapping of Real Application on a Dynamically Reconfigurable Logic Engine (DRLE) LSI, IEEE 2000 Custom Integrated Circuits Conference, pp.151-154.								
		Joac	Joao M. P. CARDOSO et al., "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XXP Architecture," FPL 2002, LNCS 2438, pp. 864-874.							
		J	Joao M. P. CARDOSO et al., "Loop Dissevering: A Technique for Temporally Partitioning Loops in Dynamically Reconfigurable Computing Platforms," 2003 IEEE.							
		Ві	Brad L. HUTCHINGS et al., "Implementation Approached for Reconfigurable Logic Applications," XP-000910926, 1995, P. 419-428.							
	1		Steve TRIMBERGER, "Scheduling Designs into a Time-Multiplexed FPGA, XP-000883991, pp. 153-160.							
EXAMINER					DATE CONSIDERED					

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹ Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.